EEE 303 — Digital System Design (VeriSim Edition)
Copyright (c) 2026 Şenol Gülgönül

Licensed under the Creative Commons Attribution 4.0 International
License (CC BY 4.0).

You are free to:
  - Share  — copy and redistribute the material in any medium or format
  - Adapt  — remix, transform, and build upon the material
for any purpose, even commercially.

Under one condition:
  - Attribution — You must give appropriate credit, link to the license,
    and indicate if changes were made.

This covers the course text, the original figures (schematics, waveforms,
diagrams), the author's own board photos and IDE screenshots, and the
Verilog example code.

Suggested credit line:
  "EEE 303 — Digital System Design (VeriSim Edition)" by Şenol Gülgönül,
  licensed under CC BY 4.0.

Full license text and legal code:
  https://creativecommons.org/licenses/by/4.0/

----------------------------------------------------------------------
Exceptions (NOT covered by this license):
  - Some screenshots show the Gowin EDA interface, (c) Gowin, included for
    educational reference only.
  - Third-party datasheet/textbook figures are intentionally NOT in this
    repository (see images/README.md); they remain their owners' property.